

## cpu.vhd

---

```
-----  
-- Name: Roger Grayson  
-- Date: Feb 6, 2003  
-- Ppr: main CPU for Coulston computer  
-----  
library IEEE;  
use IEEE.std_logic_1164.all;  
use work.my_stuff.all;      --my package  
  
entity cpu is  
    port(clk, reset: in std_logic);  
end cpu;  
  
architecture behavior of cpu is  
    signal cw:std_logic_vector(20 downto 0);  
    signal sw:std_logic_vector(6 downto 0);  
  
begin  
    fsm:control port map(clk,reset,cw,sw);  
    datapth:DataPath port map(cw,sw,clk,reset);  
end behavior;
```